Abstract-A voltage mode modulator driver is proposed in the TSMC 65nm low power CMOS process. In the electrical testing, the driver itself can achieve a bit rate of 40Gb/s with the single-ended output swing of 1.65V. Unlike equivalent CML modulator drivers, when the proposed driver is integrated with the silicon photonic MZM, it does not require an additional biasing network. The integrated electro-optic transmitter can achieve 30Gb/s with an extinction ratio of 4.05dB, with the power consumption of main driver being 323mW.
I. INTRODUCTION
As data traffic continually increases, the demand on the network infrastructure is becoming increasingly strained. Electronic interconnects over short reaches, such as board to board or chip to chip, are struggling to keep up with bandwidth and/or power consumption requirements. One solution is to migrate from copper to optical based interconnects since data can be sent in an optical format over very long distances with minimal loss and lower power consumption. Silicon photonics is excellently placed to match the performance and cost requirements of these short reach applications [1] [4] . Silicon photonics takes advantage of the fact that components can be formed using CMOS like processes in CMOS fabrication facilities and therefore photonic integrated circuits based in silicon, as such, SiP circuits can be produced with high accuracy and yield at much lower cost than components based in more traditional photonic materials such as LiNbO3 or III-V compounds.
In the silicon photonic transceiver link, one of the biggest challenges for designers is the laser driver. Not only because of critical design specifications in bandwidth, voltage swing and power consumption, but also due to the requirement of a high density, low cost integration approach. As shown in Fig 1, previous recent work has demonstrated silicon photonic transmitters with a frontend based on a vertical cavity surface emitting laser (VCSEL) [9] , ring resonator modulator(RRM) [8] and Mach-Zehnder modulator (MZM) [2] [4] [7] . Although the MZM approach has lower power efficiency compared to other two approaches [6] , the relatively large bandwidth and improved tolerance to process and temperature variation make it attractive for low cost silicon photonic transceivers.
All these MZM drivers have been realized using current model logic (CML) structures (Fig 1(a) and (b) ), whereas the majority of drivers integrated with VCSEL and RRM were realized using a voltage mode approach (Fig 1 (c) and (d) ). The reason behind this is that the CML structure is considered to be superior in the speed of operation and wideband impedance matching; although the price paid for this are a reduction in power efficiency and the need for an additional biasing network (Biasing T), which occupies a relatively large area. This could become a serious limitation for multiple channel high density integration. In this work we therefore propose a novel voltage mode driver which can be used for hybrid integration with an MZM. Based on the TSMC 1P9M 65nm Low Power(LP) process, the proposed driver achieves the same speed of operation as existing CML approaches, but with the advantages of relatively lower power consumption, higher voltage gain, and most importantly, this approach eliminates the need for an additional biasing-T network. The architecture of the proposed driver is briefly described in section II together with simulation results illustrating its performance. In section III, the integration of the proposed driver with existing MZM is described with the measured results provided for both electrical and optical domains. Section IV concludes the paper. 
RTU1D-3
II. PROPOSED DESIGN There are three main challenges in the design of the modulator driver coupled to the MZM. Firstly, MZM in general require a relatively large voltage swing, which is much higher than the typical CMOS transistor breakdown voltage. Secondly, an adequate switching speed needs to be provided to prevent inter symbol interference (ISI) at the required data rates. Finally, since the MZM uses a 50Ω coplanar transmission line, proper impedance matching mechanisms need to be created to prevent impedance discontinuities.
A. Design concept
To face the design challenge of the output voltage swing, conventionally, a CML approach (Fig 1 (a) and (b)) [2] [3] [4] [7] uses cascaded transistors to generate a large output swing, provided that double termination or external inductor pull-up network is used. However, as is shown in Fig 1(c) [8] , it has been demonstrated that a cascaded push-pull driver can supply a large output swing without using a external biasing network. However, the low speed PMOS transistor in the top of output stage always limits the driver's speed of operation, and the two independent pre-drivers have to be created at different voltage level for the top and bottom input signals (Vin_high and Vin_low). N-over-N voltage mode drivers can eliminate the using of this low speed PMOS transistor [9] , however, as shown in Fig 1(d) , the top NMOS transistor naturally operates as a source follower and hence has a voltage gain less than 1, which reduces the output voltage swing.
To solve all of these issues, we propose a new voltage mode driver, which is shown in Fig 2. The main output stage is a cascaded N-over-N driver, formed by the transistors M4, M5, M6 and M7. It does require two input signals at different voltage levels, but a single cascaded CML amplifier (formed with M2, M3A and M3B) can generate these two signals (A and B), simultaneously. In addition to this, these two signals are generated with different voltage swings (A>B), which are designed to perfectly compensate the voltage gain difference between the common source (M4) and source follower (M7) amplifier of the output stage. To demonstrate the concept of the proposed structure, the output waveforms at node A, B and OUT+ are plotted in Fig 3. It can be seen that the voltage swing at node A is more than double the voltage swing at node B, but almost the same as the voltage swing at output node (OUT+).
Besides the output swing, one critical concern is that voltage swing at node A could exceed the nominal breakdown voltage. This issue is solved by using AC coupling approach (capacitor C1). The gate of M7 is biased at the supply voltage of the main driver (3.3V in this design example). Thus the gate drain (V gd ) of transistor M7 varies from -0.9V to +0.9V, but never exceeds the breakdown limitation.
B. Bandwidth enhancement
This proposed driver is designed to integrate with the silicon photonics MZM reported in [1] , in which the theoretical capacitance of the diode (phase shifter) is 200pF/m. As shown in top left of Fig 2, for a 1mm phase shifter, the minimum effective capacitive load is 200fF. In additional to this, a 50Ω termination also need to be included. To drive these loads with a relatively large output voltage swing, large transistors are required, which leads to a serious impact of parasitic capacitance in the final implemented design (layout). To address this issue, firstly, 5 stages pre-driver were incorporated within the design to boost the voltage gain of the overall transmitter. Secondly, a variety of inductors were used to create shunt series inductor peaking architectures [7] , which can enhance the bandwidth of the main-driver. Fig 4 illustrates the simulated frequency response of the main-driver under different combinations of inductor peaking structure. As can be seen, the 3dB bandwidth can be enhanced from 9GHz to 19.5GHz, and group delay variation can be maintained within 8ps.
In order to minimize the layout area, all the inductors used within this design were full custom designs, analysed with EM analysis tools including ADS. Fig 5 illustrates the analytical results of one of the inductors (L5) used in this design, which occupies an area of 20μm ×30μm. 
C. Output impedance matching
The control of the output impedance for a voltage mode driver is generally much more difficult than with the CML approach. Previous work [10] proposes additional calibration techniques to control the output impedance. However, at high frequencies, these additional calibration functions at the output node will have the effect of introducing more unnecessary parasitic effects at the output node. Given that the physical length of the 50Ω coplanar transmission line on MZM is in the range of 1-2mm, the requirement for the precise impedance matching can in fact be relaxed.
In the proposed design, a fixed value shunt resistor (R3=80Ω) is used for the termination. The overall output impedance would be parallel combination of the R3, effective resistance of M6+M7 and M4+M5. This mechanism does not perfectly match to 50Ω, but as shown in Fig 6, simulation results show that it still can provide a low frequency return loss at -25dB. Fig. 6 .Simulated differential return loss of the proposed driver.
III. EXPERIMENTAL RESULTS
The proposed design was fabricated in TSMC 65nm 1P9M LP CMOS process. As shown in Fig 8(b) , the overall active area is 345μm × 380μm (0.13mm 2 ) , in which the area of the main driver is 345μm × 210μm (0.072mm
2 ).
A. Electrical measurement
The first step was to test the electronic behaviour of the proposed driver. A Centellax® TG1P4A pseudo random bit sequence (PRBS) generator was used to provide a differential input signal (2 15 -1) with a single ended output amplitude of 200mV. One of the output nodes of the driver was directly fed to a digital communications analyser (DCA-Agilent® 86100C), with an 50Ω input impedance. As shown in Fig 7, signal plots show an eye diagram clearly open at 20Gb/s, 25Gb/s and 30Gb/s with an eye amplitude of 1.9V, 1.79V 1.68V, respectively. When operated at 30Gb/s the pre-driver consumes 115.5mW and main driver consumes 323mW. It needs to noted that previous work [5] has pointed out this 65nm LP process is not adequate for 40Gb/s applications, because of the high threshold voltage and insufficient f t (<150GHz). As shown in the bottom right of Fig 7, when the supply voltage of main driver is increased to 3.6V, a 40Gb/s eye diagram can be observed with amplitude at 1.65V, with the power consumption of main driver increased to 396mW. This result is consistent with the conclusion in [5] .
B. Integration and optical measurement
As shown in Fig 8(a) , the driver chip and MZM chip are bonded onto an FR4 PCB and wire-bonded together. In order to test the optical performance of the transmitter, the light from a tuneable laser was passed via an optical fibre to the input coupler on the MZM chip. High speed data signals of up to 30Gb/s were passed via COAX cable from the generator to RF probe. Electrical phase shifters were used to counter electrical timing mismatches introduced by the COAX cables. Light was coupled from the output of the MZM to another optical fibre which was passed to an erbium doped fibre amplifier (EDFA). The light was then passed to the DCA via a tuneable band pass optical filter. Open optical eye diagrams up to 30Gb/s were observed. Eye diagrams at 20Gb/s 28Gb/s and 30Gb/s can be seen in Fig 9 showing extinction ratios of 5.27dB, 4.2dB and 4.05dB, respectively. IV. CONCLUSION The performance of proposed design are summarized and compared with recent published MZM drivers in Table I . It can be seen that this new design adopts the cascade N-over-N structure and hence does not require any external biasing network (Critically important for high density integration). Moreover, this design can also achieve competitive performance in term of area, power consumption, voltage gain and speed of operation.
